1 update=1/2/2020 5:00:46 PM
\r
14 [eeschema/libraries]
\r
17 PageLayoutDescrFile=
\r
18 LastNetListRead=xmas.net
\r
23 RequireCourtyardDefinitions=0
\r
24 ProhibitOverlappingCourtyards=1
\r
28 MinMicroViaDiameter=0.2
\r
29 MinMicroViaDrill=0.09999999999999999
\r
41 SilkTextSizeThickness=0.15
\r
47 CopperTextThickness=0.3
\r
50 EdgeCutLineWidth=0.09999999999999999
\r
51 CourtyardLineWidth=0.05
\r
52 OthersLineWidth=0.15
\r
55 OthersTextSizeThickness=0.15
\r
58 SolderMaskClearance=0
\r
59 SolderMaskMinWidth=0
\r
60 SolderPasteClearance=0
\r
66 [pcbnew/Layer.In1.Cu]
\r
70 [pcbnew/Layer.In2.Cu]
\r
74 [pcbnew/Layer.In3.Cu]
\r
78 [pcbnew/Layer.In4.Cu]
\r
82 [pcbnew/Layer.In5.Cu]
\r
86 [pcbnew/Layer.In6.Cu]
\r
90 [pcbnew/Layer.In7.Cu]
\r
94 [pcbnew/Layer.In8.Cu]
\r
98 [pcbnew/Layer.In9.Cu]
\r
102 [pcbnew/Layer.In10.Cu]
\r
106 [pcbnew/Layer.In11.Cu]
\r
110 [pcbnew/Layer.In12.Cu]
\r
114 [pcbnew/Layer.In13.Cu]
\r
118 [pcbnew/Layer.In14.Cu]
\r
122 [pcbnew/Layer.In15.Cu]
\r
126 [pcbnew/Layer.In16.Cu]
\r
130 [pcbnew/Layer.In17.Cu]
\r
134 [pcbnew/Layer.In18.Cu]
\r
138 [pcbnew/Layer.In19.Cu]
\r
142 [pcbnew/Layer.In20.Cu]
\r
146 [pcbnew/Layer.In21.Cu]
\r
150 [pcbnew/Layer.In22.Cu]
\r
154 [pcbnew/Layer.In23.Cu]
\r
158 [pcbnew/Layer.In24.Cu]
\r
162 [pcbnew/Layer.In25.Cu]
\r
166 [pcbnew/Layer.In26.Cu]
\r
170 [pcbnew/Layer.In27.Cu]
\r
174 [pcbnew/Layer.In28.Cu]
\r
178 [pcbnew/Layer.In29.Cu]
\r
182 [pcbnew/Layer.In30.Cu]
\r
186 [pcbnew/Layer.B.Cu]
\r
190 [pcbnew/Layer.B.Adhes]
\r
192 [pcbnew/Layer.F.Adhes]
\r
194 [pcbnew/Layer.B.Paste]
\r
196 [pcbnew/Layer.F.Paste]
\r
198 [pcbnew/Layer.B.SilkS]
\r
200 [pcbnew/Layer.F.SilkS]
\r
202 [pcbnew/Layer.B.Mask]
\r
204 [pcbnew/Layer.F.Mask]
\r
206 [pcbnew/Layer.Dwgs.User]
\r
208 [pcbnew/Layer.Cmts.User]
\r
210 [pcbnew/Layer.Eco1.User]
\r
212 [pcbnew/Layer.Eco2.User]
\r
214 [pcbnew/Layer.Edge.Cuts]
\r
216 [pcbnew/Layer.Margin]
\r
218 [pcbnew/Layer.B.CrtYd]
\r
220 [pcbnew/Layer.F.CrtYd]
\r
222 [pcbnew/Layer.B.Fab]
\r
224 [pcbnew/Layer.F.Fab]
\r
226 [pcbnew/Layer.Rescue]
\r
228 [pcbnew/Netclasses]
\r
229 [pcbnew/Netclasses/Default]
\r
242 PageLayoutDescrFile=
\r
244 SubpartIdSeparator=0
\r
247 SpiceAjustPassiveValues=0
\r
249 ERC_TestSimilarLabels=1
\r